System Validation Engineer

Intel
Folsom, CA 95630
  • Job Code
    JR0174755
Job Description

We are looking for an enthusiastic Engineer interested in working with Intel's latest cutting-edge technology. The System Validation Engineer (SVE) will work as part of iVE's (Intel Validation Engineering) Client Functional Validation in Folsom. The Engineer is expected to do hands-on content development and debug in pre/post-Si val at system level and meet schedules with quality. This role works in cross-site collaboration with design/architecture/pre-si/FW/SW/BIOS and other post-Si teams to understand technical features, leverage BKMs, and debug HW/SW/FW issues.

Responsibilities of the role include, although not limited to:

  • Create, define and develop system validation environment and test suites
  • Use and apply emulation and platform level tools and techniques to ensure performance to spec
  • Develop methodologies, execution of validation plans, and debug of failures
  • Broad understanding of multiple system areas and interfacing with Architecture, Design, and Pre-silicon Validation teams in improving post-silicon test content and providing feedback for future on-die debug features


Qualifications

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications:

The candidate must have a Bachelors degree in Electrical/Computer Engineering, Computer Science, or related field and 5+ years of experience with/in: - OR -  a Masters degree in Electrical/Computer Engineering, Computer Science or related and 3+ years of experience with/in:

  • Post Silicon Validation
  • Systems engineering and Computer Architecture
  • C or Python scripting
  • Design verification or validation disciplines
  • System or platform level debug
  • Collaborating with cross functional HW and SW team to solve complex issues

Preferred Qualifications:

Experience with:

  • Post-silicon debug in PCIe System Power Management domain

Inside this Business Group

In the Design Engineering Group (DEG), we take pride in developing the best-in-class SOCs, Cores, and IPs that power Intels products. From development, to integration, validation, and manufacturing readiness, our mission is to deliver leadership products through the pursuit of Moores Law and groundbreaking innovations.  DEG is Intels engineering group, supplying silicon to business units as well as other engineering teams.  As a critical provider of all Intel products, DEG leadership has a responsibility to ensure the delivery of these products in a cost efficient and effective manner.



Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Before you go...

Our free job seeker tools include alerts for new jobs, saving your favorites, optimized job matching, and more! Just enter your email below.

Share this job:

System Validation Engineer

Intel
Folsom, CA 95630

Join us to start saving your Favorite Jobs!

Sign In Create Account