Senior Logic Verification Engineer

Intel
Folsom, CA 95630
  • Job Code
    JR0190894
Job Description

The IP Engineering Group (IPG) organization is responsible for developing leadership IPs that power-winning products for our customers and Intel. IPG develops a broad portfolio of IP, including standard cell libraries, memory compilers, network on chip, audio and sensing IP, analog IP, and both controllers and PHYs for serial and parallel IO IP such as DDR/LPDDR, PCIe, USB, and Serdes.
The Customer Engineering Group (CEG) within IPG will be a dynamic and versatile team of engineers who directly engage with both the IP design teams and internal/external customers in all phases of IP development (architecture, pre-silicon, post silicon execution, validation, and debug). CEG engineers will embody customer obsession by quickly resolving customer issues and providing hands on debug on a wide range of technical issues spanning all design domains (logic design, timing, physical integration, emulation, documentation, and customer training).

Responsibilities for this candidate can include but are not limited to the following:

  • Engage in the upfront identification and documentation of customer requirements, working with the IP design teams to disposition requests.
  • Proactively engage customers to avoid issues by anticipating roadblocks and working with the customer and IP design team to take preventative action.
  • Provide clear and direct answers to customer questions. Also work with IP design teams to ensure high quality documentation is available.
  • Investigate, debug and disposition customer bugs/sightings in a responsive and timely manner.
  • Drive resolution of customer issues related to the IP collaterals generation, logic design verification, IP release, and integration in SOC environment. This may involve travel to customer sites.
  • Prepare customer training materials and provide training on IP architecture, specifications, and fuse/register settings to enable effective debug.


Qualifications

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications:

Candidate must have a Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field with 3+ years of experience - OR - Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field with 2+ years of experience - OR - PhD Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field with 1+ years of experience in:

  • One or more of the following areas: IP or SOC Integration, logic design or verification or mixed-signal verification.
  • One or more industry standard IO interfaces including DDR, LPDDR, PCIE, USB, USB TypeC, Ethernet, etc. Either PHY or Controller experience is good.

Preferred Qualifications:

  • Able to work independently with design team and customers to solve issues either remotely or onsite.
  • Strong written and verbal communication skills are critical
  • Good understanding of industry standard IO specifications.
  • Good understanding of IP integration and design flow challenges within the context of subsystems and SOCs.
  • Post silicon experience in electrical validation (EV), system validation (SV) or high-volume manufacturing (HVM) from a design, firmware or MRC perspective and familiarity with lab equipment will be a plus.

Inside this Business Group

IP Engineering Group's (IPG) vision Build IPs that power Intel's leadership products and power our customer's silicon. We want to attract & retain talent who get joy in building high quality IP and share our core belief that IP is fundamental to transforming Intel's silicon design process. IPG's guiding principles will be ensuring Quality (Zero Bugs), Customer Obsession (Delight our Customers) and structured Problem Solving. We are a fearless organization transforming IP development.



Other Locations

India, Bangalore;Malaysia, Penang;US, Arizona, Phoenix;US, California, Santa Clara;US, Oregon, Hillsboro


Intel Corporation will require all new U.S. employees to be fully-vaccinated for Covid-19 as a condition of hire unless they have an approved accommodation in place under applicable law. Newly-hired employees will be required to provide proof of vaccination prior to their start date.



Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Before you go...

Our free job seeker tools include alerts for new jobs, saving your favorites, optimized job matching, and more! Just enter your email below.

Share this job:

Senior Logic Verification Engineer

Intel
Folsom, CA 95630

Join us to start saving your Favorite Jobs!

Sign In Create Account