Design-for-Test (DFT) Implementation Engineer

Intel
Austin, TX 78701
  • Job Code
    JR0192901
Job Description

The Xeon & Networking Engineering Group (XNE) is focused on developing and delivering networking and 5G products for the data center roadmap.

The Design-for-Test (DFT) Implementation Engineer is a challenging and cutting-edge position working as part of a team to implement Design-for-Test capabilities on state-of-the-art silicon designs.

You will be working with both external tier-1 customers and internal product design teams during their silicon design cycle as they develop System-on-a-Chip (SoC) solutions utilizing CMOS cell-based ASIC technologies, along with integrated high-performance SerDes functions, embedded microprocessors, and high speed memory interface IP.

The DFT Implementation engineer is responsible for development of the SoC Test Implementation plan describing the strategies to address the DFT requirements for the design, planning of the hierarchical test architecture, insertion of DFT structures, generation, simulation, and validation of test patterns for both DFT logic verification and for High-Volume Manufacturing (HVM) ATE testing of the design, supporting the Static Timing Analysis (STA) team for the timing closure for the DFT modes of the design, and for supporting the Test Engineering team during silicon bring-up and New Product Introduction (NPI).

The engineer will also work closely with internal Test Methodology team and IP development teams.


Qualifications

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications:


Candidate must have a Bachelors +6 yrs. exp. or Masters in Electrical or Computer Engineering  +4 yrs. of experience in:

  • SoC Design-For-Test (DFT) principles including SCAN for logic testing, BIST and repair for memory test, IEEE1149 JTAG Boundary SCAN. IEEE1687 IJTAG
  • DFT architecture development and planning for an SoC
  • Test insertion, test pattern generation, simulation, and validation
  • Industry-standard DFT tools such as Mentor Tessent DFT, Synopsys DFT Compiler, DFTMax, TetraMax
  • Static Timing Analysis, Synopsys PrimeTime, constraints and timing path debug
  • Scripting Languages, e.g., PERL, Tcl/Tk



Preferred Qualifications:

  • Knowledge of manufacturing tester capabilities, Automatic Test Equipment (ATE), and test program experience
  • Experience with the DFT integration of IP (e.g. DDR, SerDes, PLL's) into an SoC

Inside this Business Group

Xeon and Networking Engineering (XNE) focuses on the development and integration of XEON and Networking SOC's and critical IP's sustain Intels Xeon and 5G networking roadmap.


Intel Corporation will require all new U.S. employees to be fully-vaccinated for Covid-19 as a condition of hire unless they have an approved accommodation in place under applicable law. Newly-hired employees will be required to provide proof of vaccination prior to their start date.



Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Before you go...

Our free job seeker tools include alerts for new jobs, saving your favorites, optimized job matching, and more! Just enter your email below.

Share this job:

Design-for-Test (DFT) Implementation Engineer

Intel
Austin, TX 78701

Join us to start saving your Favorite Jobs!

Sign In Create Account